



Design of a Fully Differential Current Buffer (FDCB) based on a new Common Mode Feedforward (CMFF) based Common Mode Separation Technique

Hassan Broomandnia* and Seyed Javad Azhari

Electronic Research Center, Iran University of Science and Technology (IUST), Tehran, Iran

**Corresponding Author's E-mail: Hassan.broomandnia@yahoo.com*

Abstract

In this paper, a new approach, the advantages of which are simplicity, low voltage and power and high common mode currents rejection, is presented for implementing of FDCB. CMFF is one of the best choices to insert a fully differential current subtractors (FDCS) into the FDCB's structure resulting in high CMRR without using negative feedback. The proposed circuit profits from current-mode and fully differential signal processing. Simulation results provided by the Hspice software in 180nm CMOS TSMC process clearly proves the advantages of this design. Furthermore, the layout is done by Cadence, the area of which is $53 \times 25.2 (\mu\text{m})^2$. In the post layout simulations, the CMRR and the positive and negative PSRR are 58.19 dB, 117.1 dB and 147.8 dB, respectively. Input and output resistance and their bandwidth are 49.26 Ω , 2.4 MHz, 634.9 k Ω and 2.19 MHz, respectively. The proposed circuit under supply voltages of ± 0.7 V consumes low power of 152.5 μW . The results of the corner cases and Monte Carlo simulations indicate that the performance of proposed circuit is less sensitive to fabrication process and temperature.

Keywords: *current mode processing fully differential current (FDCB), common mode feedforward (CMFF), fully differential current subtractor (FDCS), low voltage, low power, wide bandwidth.*

1. Introduction

The design of current mode analog integrated circuit has recently gained popularity. Wide bandwidth, high slew rate, low voltage and low power operation and circuit simplicity are some of the advantages of the current mode circuits compared to voltage mode ones [1-3]. Low voltage operation of current mode circuits has gained more importance due to semiconductor technology down scaling issue [4]. This scaling has also led to popularity of mixed-mode design in system-on-chips which the digital and analog parts are developed on one chip. Therefore, analog designers have to also concern about power supply and ground fluctuations causing by switching operations of the digital part. As a result, low voltage, high CMRR and high PSRR current mode structures, are critically required. Current buffers are main building blocks of current mode signal processing circuits. Their main specifications are low input impedance, high output impedance and unity current gain. Some practical examples of which are as follows:

- They are used to isolate on-chip circuitry from large parasitic capacitances at the chip input pads to allow taking full advantage of the speed capabilities of the current-mode circuits [5].

- The voltage mode circuits can be converted to their current mode counterparts using adjoint network theorem based on current buffers [6-7].
- Current buffers can be used in wide band data communication [8-9].
- Different types of filters and oscillators can be implemented using current buffers [10-11].
- Current buffers are used at input stage of the most current mode circuits [12].

As fully differential signal processing is commonly used in many fields mainly due to its innate immunity to common mode signals, clock feed through, interferences and other common mode disturbances [1], [13-14]. A fully differential current buffer is more useful specially in mixed signal design. The most popular types of current buffers are common Gate transistor and different types of current mirrors [15-17] which are employed in current mode circuits. second generation current conveyor (CCII) can also be used as current buffer; Due to using of voltage mode followers, mentioned current buffer lose the most benefits of the current mode processing. All above mentioned current buffers have the common problem which is single-input single-output resulting in the same response to both wanted and unwanted input signals.

In [19], common mode feedback is used to design fully differential current buffer based on common gate stages. In the structures including CMFB, stability condition should be maintained which complicates the design procedure [20-21].

In [22] three topologies were reported for fully differential current buffers that are shown in Fig. 1. In these topologies, multiple current buffers were used to subtract input signals. Some drawbacks of these topologies are: high chip area and power consumption, unbalanced input impedances (Fig. 1.a), lower output impedance (Fig. 1.b), needing matched blocks (especially in Fig. 1.c).

Appropriate combination of current mirrors along with common gate stage can also be used to design FDCB [23]. In this manner, it is very difficult to match the P type and N type current mirrors. Probable mismatches between the current mirrors result low CMRR and PSRR for the FDCBs employing this approach. Although the method used in [7], [24-25] for designing FDCBs was successful in reducing common mode currents, however the CMRR of which is very sensitive to transistor parameters.

Due to the increasing importance of the fully differential structures, in this paper a new common mode separation technique [12] is introduced to design simple and high CMRR FDCB. In the proposed FDCB a new structure of CMFF is used to insert a FDCS into the structure of the FDCB resulting in high CMRR without using negative feedback. Negative feedback is used to obtain low impedance inputs.

The organization of this paper is as follows: In section 2, proposed FDCB and the Circuit equations are presented. Simulation results for pre-layout and post-layout net lists are presented in section 3. Finally section 4 concludes this paper.




Figure 1: Fully differential current buffer topologies using single input-single output current buffers

2. proposed FDCB and the Circuit equations

Proposed circuit is shown in Fig. 2. Input impedance of the FDCB is decreased using negative feedback structure implementing by M1, M7 and M9 (M2, M8 and M10 on the other half of Crcuit). Loop gain of the negative feedback forces input nodes to have fixed voltage resulting in low input impedances. Performing small signal analysis, input impedance of each input terminal to ground can be written as the following:

$$R_{in-cm} = \frac{1}{g_{o1} + (g_{m1} + g_{o9}) \frac{g_{m7} + g_{o7}}{g_{o7} + g_{o9}}} \approx \frac{g_{o9} + g_{o7}}{g_{m1} g_{m7}} \tag{1}$$

In the Eq. (1), g_{mi} and g_{oi} are transconductance and output conductance of i 'th transistor. Due to the circuit symmetry, differential input impedance can be found as Eq. (2):

$$R_{in-d} = 2R_{in-cm} \gg \frac{2(g_{o9} + g_{o7})}{g_{m1} g_{m7}} \tag{2}$$

Therefore, determining proper values for g_m and g_o of transistors, Eq. (2) results in a small enough differential input impedance. Due to constant gate voltage of M7 (and M8) all of the input current, including differential and common mode components, follows into the transistor M1 (M2).




Figure 2: Proposed FDCB circuit

To transmit the differential and common mode currents passing through M1-M2 to the output terminals respectively with the gains of one and zero, a new structure is used. The structure is based on CMFF technique, implementing by the two groups of current mirrors: 1. The first group consists of current mirrors (M1, M3, M5) and (M2, M4, M6) at the two half of the circuit. 2. The second group consists of (M11-M13). Input current i_{ina} (i_{inb}) passing through M1 (M2), is mirrored into the transistors M3 and M5 (M4 and M6) with the gain of α and $\alpha/2$, respectively, by the action of the first group current mirror. Connecting drains of the transistor M5-M6, current signal equal to $-\alpha(i_{ina}+i_{inb})/2$ is applied to the input of the second group current mirror. Finally mentioned current is mirrored into the transistor M11 (M12) with the gain of β , by the action of current mirror M11-M13 resulting in the removing common mode currents at the output nodes (i_{outa} and i_{outb}). It can be shown that the output terminal currents are for both of the common and differential mode as Eq. (3) and Eq. (4):

$$i_{outb} = \alpha \left(1 - \frac{\beta}{2} \right) i_{inb} - \frac{\alpha \cdot \beta}{2} i_{ina} + \alpha(1 - \beta) \cdot I_b \tag{3}$$

$$i_{outa} = \alpha \left(1 - \frac{\beta}{2} \right) i_{ina} - \frac{\alpha \cdot \beta}{2} i_{inb} + \alpha(1 - \beta) \cdot I_b \tag{4}$$

Where I_b is the biasing current of the circuit which is prepared by the transistors M9-M10. It can be seen from the equations above that the term of $\alpha(1-\beta)I_b$ is offset current of the output terminals. Now we can find the common mode and differential gains by using Eq. (3) and Eq. (4). Assuming differential input currents of $i_{ina} = i_d$ and $i_{inb} = -i_d$, output terminal's currents and differential mode current gain can be written as Eqs. (5) and (6):

$$i_{outb} = -\alpha i_d \Rightarrow A_{ib} = \alpha \tag{5}$$

$$i_{outa} = \alpha i_d \Rightarrow A_{ia} = \alpha \tag{6}$$

Assuming common mode input currents of $i_{ina} = i_{inb} = i_{cm}$, output terminal's currents and common mode current gains can be written as Eqs. (7) and (8):

$$i_{outb} = \alpha(1 - \beta) i_{cm} \Rightarrow A_{icmb} = \alpha(1 - \beta) \tag{7}$$

$$i_{outa} = \alpha(1 - \beta) i_{cm} \Rightarrow A_{icma} = \alpha(1 - \beta) \quad (8)$$

determining $\alpha=\beta=1$, differential and common mode gains and CMRR are respectively equal to one, zero and infinite, of which relations of input and output currents are like a FDCCS, as are shown in Eqs. (9) and (10):

$$i_{outa} = \frac{i_{ina} - i_{inb}}{2} \quad (9)$$

$$i_{outb} = \frac{i_{inb} - i_{ina}}{2} \quad (10)$$

In the real case, the factors α and β aren't exactly equal to one. Therefore, CMRR's real equation can be obtained using Eqs. (5) to (8) as the following:

$$CMRR = \frac{A_{id}}{A_{icm}} = \frac{1}{1 - \beta} \quad (11)$$

From the Eq. (11) it is clearly found that the β which is determined by the precision of second group current mirror, plays important role decreasing common mode gain. The other important property of the FDCCB is high output impedance. It can be shown that output impedance of the each output terminals of the circuit in Fig. 2, is as Eq. (12). It can be a proper value because of the small load resistor of the current mode circuit.

$$R_{out-cm} = \frac{1}{g_{o3} + g_{o11}} \quad (12)$$

3. Simulation Results

FDCCB's performance has been verified by Hspice simulator using 180nm CMOS TSMC technology file. Simulations are performed while the same loads consisting $R_L=1k\Omega$ and $C_L=0.1pF$ are placed at the output nodes. Besides, constant voltages of $V_{bn}=245mV$ and $V_{bp}=193mV$ are used to the biasing of the circuit. Table I shows transistor dimensions of the proposed FDCCB. Fig. 3 to Fig. 7 show the curves resulting from the circuit simulations. Frequency response of the FDCCB's differential current transmission is shown in Fig. 3, high bandwidth and low transmission error of which are clear.

Table 1: Transistors Aspect Ratios

Transistor	W/L (um)
M1-M4	18.36/1.53
M5-M6	9.18/1.53
M7-M8	20.43/1.08
M9-M10	6.03/1.62
M11-M13	55.71/1.89




Figure 3: Frequency response of the FDCB's differential current transmission

Frequency response of the CMRR is shown in Fig. 4. It is clear that the CMRR has high value for a relatively wide band. Moreover, Fig. 5 shows positive and negative PSRRs of the circuit. It is clear that the proposed circuit is so insensitive to the power supply disturbance. Impedances of the each input and output terminal to ground versus the frequency is shown in the Fig. 6 and Fig. 7, respectively. From the Fig. 6, it can be seen that by the action of negative feedback, input impedance of the input terminals is decreased to 49Ω in low frequency. As it can be shown in Fig. 8, Layout of the proposed FDCB has been done by using Cadence in 0.18um TSMC 1P6M technology, the area of which is 53*25.2 (um)². The layout has been designed as symmetric as possible to eliminate mismatches between the differential parts of the device.




Figure 4: Frequency response of the CMRR for the proposed circuit.




Figure 5: Frequency response of the positive and negative PSRRs of the FDCB.




Figure 6: Input impedance of each input terminal to ground versus frequency.

To investigate the effect of mismatches on the CMRR performance of the proposed circuit, Monte Carlo simulations are performed by considering 1% mismatch in μ .Cox.W/L of transistors for 100 runs. The pre-layout and post-layout Monte Carlo simulation results are shown in Fig. 9.(a) and (b), respectively, the mean value of both of which are near 50.7dB. Monte Carlo simulation is also performed for the output and input resistance of the post-layout net list and the results are shown in Fig. 10.




Figure 7: Output impedance of each output terminal to ground versus frequency.




Figure 8: FDCB layout.

Table II summarize the performance of the CMIA resulting from pre-layout and post-layout HSPICE simulations. Moreover, corner case simulation results are studied and reported in Table III which shows a robust performance for the proposed FDCB.

A comparison between the proposed FDCB and some other reported works is given in Table IV. The high CMRR and low input impedance in [24] are very sensitive to process variation. Comparing the other work, proposed FDCB Simultaneously profits from low power, low voltage, wide bandwidth and high CMRR properties. In addition to all of these, proposed FDCB has a simple and symmetric structure with low number of transistor.

Conclusion

This paper proposes a new structure of common mode feedforward (CMFF) technique to design a simple, low voltage, low power and high CMRR fully differential current buffer (FDCB). Actually, high CMRR is obtained by inserting a fully differential current subtractor into the structure of FDCB. As the simulation results show, proposed CMFF based common mode separation technique can be used in current mode signal processing as a simple and effective method.




Figure 9: Monte Carlo simulation result of CMRR for (a) pre-layout and (b) post-layout simulations




Figure 10: Monte Carlo simulation results of (a) output impedance and (b) input impedance.

Table 2: Proposed FDCB Specifications

Specification	Pre-Layout Simulation Results	Post-Layout Simulation Results
Ad(dB)	0.1069	0.1066
F-3dB(MHz)	162.7	159.1
CMRR(dB)	58.14	58.19
fT of CMRR (at which CMRR=0dB)	215 MHz	158.8 MHz
Input impedance	48.45 Ω	49.26 Ω
Output impedance	643.9 k Ω	643.9 k Ω
PSRR-(dB)	147.8	147.8
PSRR+(dB)	117.1	117.1
Supply Voltage	± 0.7 V	± 0.7 V
PD(μ W)	152.5	152.5

Table 3: Corner Case Simulation Results of the Proposed FDCB

Corner	Sim-type	Ad(dB)	F-3dB(MHz)	CMRR(dB)	fT of CMRR (at which CMRR=0dB)	Input impedance	output impedance
SS	pre-Layout	0.1233	144	42.23	180.8 MHz	33.11 Ω	758 k Ω
FS		0.1125	153	49.22	190.6 MHz	176.46 Ω	618.5 k Ω
SF		0.121	170.3	45.56	235.6 MHz	25.86 Ω	526.2 k Ω
FF		0.1032	180.7	46.22	242 MHz	110.93 Ω	426.9 k Ω
SS	Post-Layout	0.1231	140.9	42.24	145.8 MHz	33.9 Ω	758.1 k Ω
FS		0.1123	149.4	49.19	152 MHz	177.67 Ω	618.6 k Ω
SF		0.1207	166.7	45.58	175.2 MHz	26.64 Ω	526.2 k Ω
FF		0.1029	176.9	46.2	175 MHz	111.89 Ω	426.9 k Ω

Table 4: Comparison Between the Proposed FDCB and Some Other Works

Refs	Tech Node (CMOS)	Ad		CMRR	Supply Voltage	PD(mW)	Rin(Ω) Ro(Ω)	Results
		Value (dB)	F- 3dB(MHz)					
[23]	2um	6	1.25	62dB	5V	3	2.5k 10M	Measured
[19]	0.8um	-6.02	>37	38dB	5V	22	213 68k	Sim (schematic)
[22]	0.18um	NA	57	50dB	$\pm 1.5V$	NA	- -	Sim (post- layout)
[24]	0.18um	0.1	369	98dB	$\pm 0.75V$	0.135	8.48 -	Sim (schematic)
[12]	0.18um	0.172	144	32.9dB	1.4	0.179	- -	Sim (schematic)
Prop	0.18um	0.1069	162.7	58.1dB	$\pm 0.7V$	0.152	49.2 643.9k	Sim (post- layout+ monte carlo)

References

- [1] Azhari, S. J. and Fazlalipoor, H., "CMRR in Voltage-Op Amp-Based Current-Mode Instrumentation Amplifiers (CMIA)", IEEE Transaction on Instrumentation and Measurement, Vol. 58, NO.3, (2009), 563-569.
- [2] Lima, J.A. de, "A Low-Voltage Wide-Swing Programmable Gain Current Amplifier", Analog Integrated Circuits and Signal Processing, Vol.41, (2004), 147-157.
- [3] Ghorban Nia Delavar A., Navi K., and Hashemipour O., "High Speed full Swing Current Mode BICMOS Logical Operators", International Journal of engineering Transactions A: Basics, Vol. 20, No. 3, (2007), 211-220.
- [4] Rezaei, F. and Azhari, S. J., "Ultra low voltage. High performance operational transconductance amplifier and its application in a tunable Gm-C filter", Microelectronics Journal, Vol. 42, No. 6, (2011), 827-836.
- [5] de la Rosa J.M. , Pérez-Verdú B., Medeiro F., and Rodríguez-Vázquez A. "A 2.5MHz 55dB Switched-Current BandPass SD Modulator for AM Signal Conversion", Proceedings of the 23th European Conference on Solid State Circuits, IEEE, (1997), 156-159.
- [6] Roberts G.W. and Sedra A.S., "All Current Mode Frequency Selective Circuits", Electronic Letters, Vol. 25, (1989), 759-761.
- [7] Safari, L. and Azhari, S. J., "A New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier", International Conference on Modeling, Simulation and Control, ICMSC, (2010), 30-34.
- [8] Kossel, M., Menolfi, C., Morf, T., Schmatz, M. and Toifl, T., "Wideband CMOS transimpedance amplifier" Electronics letters, Vol. 39, (2003), 587-588.
- [9] Yuan F., " Low-Voltage CMOS Current-Mode Preamplifier: Analysis and Design" IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 53, (2006), 26-39.

- [10] Ergun E. and Ulutas M., "Low Input Impedance Current Mode All pass and Notch Filter Employing Single Current Follower" 14th International Conference on Mixed Design of Integrated Circuits and Systems, IEEE, (2007), 638-640.
- [11] Sanchez-Lopez C., Trejo-Guerra R., Tlelo-Cuautle E., "Simulation of Chua's Chaotic Oscillator Using Unity-Gain Cells", 7th International Caribbean Conference on Devices, Circuits and Systems, IEEE, (2008), 1-4.
- [12] S. J. Azhari, L. Safari, "FULLY DIFFERENTIAL CURRENT BUFFERS BASED ON A NOVEL COMMON MODE SEPARATION TECHNIQUE", IJE Transactions B: Applications, October 2011, No. 3, Vol. 24, Pp: 237- 249.
- [13] Soliman A.M., "New Fully Differential CMOS Second Generation Current Conveyor", ETRI Journal, Vol. 28, No. 4, (2006), 495-501.
- [14] Hashemipour, O. and Goravanchi, P., "A Very Low Voltage 9th Order Linear Phase Baseband Switched Capacitor Filter", International Journal of engineering, Transactions A:Basics, Vol. 17, No. 1, (2004), 19-24.
- [15] Tao, R. and Berroth, M., "Wide-band Low-Power CMOS Current Mode Transimpedance Preamplifier", The 11th IEEE International Symposium on Electron Devices for Microwave and Optoelectronic Applications, (2003), 128-132.
- [16] Heng, S. and Pham, C.K., "A 1.5V Current-Mode Operational Amplifier Using Level Shifter Technique", International Symposium on VLSI Design, Automation and Test, (2006), 1-4.
- [17] Altun, M. and Kuntman, H., "Design of a fully differential current mode operational amplifier with improved input-output impedances and its filter applications", International Journal of Electronics and Communication, (2008), 239 – 244.
- [18] Alves, L.N. and Aguiar, R.L., "A Differential Current Conveyor based Buffer for High Bandwidth, Low Signal Applications", Proceedings of The 6th IEEE International Conference on Electronics, Circuits and Systems, Vol. 2, (1999), 903-906.
- [19] de la Rosa, J.M., Perez-Verdu, B., Medeiro, F., Dominguez- Castro, R. and Rodriguez-Vazquez, A., "A CMOS 0.8 μ m Fully Differential Current Mode Buffer for HF SI Circuits", Microelectronics Journal, Vol. 29, (1998), 817-820.
- [20] Tauro, A., Marzocca, C., Francesco, C.T., Giandomenico, Di., "Common Mode Stability in Fully Differential Voltage Feedback CMOS Amplifiers", Proceedings of 10th IEEE International Conference on Electronics, Circuits and Systems, Vol. 1, (2003), 288-291.
- [21] Duque-Carrillo, J.F., "Control of common-mode component in CMOS continuous-time fully differential signal Processing", Analog Integrated Circuits and Signal Processing, Vol. 4, (1993), 131-140.
- [22] Alzahrer, H. and Tasadduq, N., "Realizations of CMOS Fully Differential Current Followers/Amplifiers", International Symposium on Circuits and Systems, IEEE, (2009), 1381-1384.
- [23] Zele, R. H., Allstot, D.J. and Fiez, T.S., "Fully-Differential CMOS Current-Mode Amplifiers and Filters", International Symposium on Circuits and Systems, IEEE, (1991), 781-784.
- [24] Azhari, S. J. and safari, L., "A high CMRR low power fully differential Current Buffer" IEICE Electronics Express, Vol. 7, No. 11, (2010), 765–771.
- [25] Azhari, S.J., Ghorbani, A., Safari, L., " A novel fully differential current buffer with ultra-low input impedance, high CMRR, low power and low voltage", 3rd International Conference on Electronics Computer Technology (ICECT), (2011), 229-233.