



## A 0.88nS Settling Time 115 $\mu$ V Settling Error with 68.18dB SNDR Continuous-time Common-Mode Feedback (CMFB) Circuit in 180nm CMOS Technology

*Sina Mahdavi\**, Faeze Noruzpur, Leyla Alizadeh, Maryam Jalilzadeh and Farahnaz Judy

*Department of Microelectronics Engineering, Urmia Graduate Institute, Urmia, Iran*

*Phone Number: +98-9399418663*

*\*Corresponding Author's E-mail: [mahdavi9099@yahoo.com](mailto:mahdavi9099@yahoo.com)*

### Abstract


This paper proposes a new high-speed and high-linear continuous-time Common-Mode Feedback Block (CMFB) circuit. The main purposes of the proposed idea are to increase the speed and linearity of the CMFB, reliably. Utilizing the worst case simulation on the proposed CMFB circuit, the output voltage can be settled in the preferred level just after 0.88nS. As simulation results prove that, at 1.8 V supply voltage and 100 MS/s sampling rate with a Nyquist input (49.9MHz), the amplifier achieves a SNDR of 68.18dB and a consistent ENOB of 11.07bit consistently. The power consumption of the suggested CMFB is 374 $\mu$ W with the power supply of 1.8 volts, also the settling time error is 115 $\mu$ V. Moreover, as simulation result demonstrates, exerting the reference voltage ( $V_{ref}$ ) from 0.6 to 1.35 volts the suggested circuit be able to adjust the output value in the suitable level with low error properly. Also, DC gain of the amplifier is 67dB, and the phase margin is 60 and 72.5 degree without and with considering the capacitor load at the output of the amplifier respectively, meanwhile, for this case the unity gain bandwidth is 1.5GHz and 886MHz correspondingly. It is notable that, 1pF capacitor load is applied to the output nodes of the amplifier. The chip area of the proposed CMFB is 16.2 $\mu$ m\*22 $\mu$ m, also for operation correctness of the CMFB, Monte-Carlo simulations are applied to the amplifier too, evidently. Simulation results are done using the HSPICE BSIM3 model of a 0.18 $\mu$ m CMOS technology.

**Keywords:** Amplifier, Common-mode feedback, Power consumption, Telescopic, High-speed

### 1. INTRODUCTION

A Common-Mode Feedback Block (CMFB) circuit is a network to sense the common-mode voltage, relate it with an appropriate reference, and to feedback the correct common-mode signal with the purpose to cancel the output common-mode current component and to fix the DC outputs to the desired level [1, 2, 5, and 6]. Figure 1 illustrates the basic conceptual structure of the CMFB [6]. In addition to, the CMFB circuit is a fundamental circuitry for a fully differential system. Without CMFB, the transistors in the system may easily drift away from saturation region due to mismatch and other process tolerances and cause a system malfunction, especially in low supply voltage applications where the voltage headroom to keep transistors in the saturation region is very small[7,

10, 11, 19]. Perfectly, the CMFB circuit should only response to CM voltage changes but not differential voltage changes; otherwise, the output dynamic range and linearity of the FDAs would be degraded [10, 20]. Modern advances in current-mode signal processing have confirmed that continuous-time current-mode circuits are good alternatives for high-speed signal processing. However, continuous-time differential current-mode circuits introduce unique requirements for common-mode feedback circuits [6]. Then differential nodes in current-mode circuits normally have high impedances, the impedance of the CMFB may have a significant effect on the node impedance. Variation in the node impedances in current-mode circuits usually results in changes in the locations of the poles and zeros of the system's transfer function, which impacts the system performance [4, 8].



**Figure 1:** The basic conceptual structure of the CMFB

Stability problems may also occur too. If the CMFB itself has another low-frequency pole, this CMFB circuit may be unstable. Accordingly, common-mode feedback current-mode circuits must satisfy the requirements of very high input and output impedances and stable response [2, 9, and 15]. Also, there are three different types of CMFB circuits. Resistor averaging circuit (R-C), switched-capacitor averaging circuit, and differential difference amplifier (DDA) [3, 6, 9, 10, 13, 16, 17, 18].

In this paper, a new high speed and high linear continuous-time Common-Mode Feedback Block (CMFB) circuit is presented. Which is able to adjust the output voltage of fully differential amplifiers with very small output common-mode error and properly large linear input range as well. Furthermore, the aims of the proposed idea are to increase the speed, decrease the settling time error and improve the linearity of the common-mode feedback circuit. The proposed paper is organized as follow: Proposed common-mode feedback is presented in section 2. In section 3 simulation results of the paper are specified and finally, section 4 concludes the paper.

## 2. THE PROPOSED COMMON MODE FEEDBACK BLOCK

Figure 2 indicates the structure of the proposed common-mode feedback. It is noteworthy that, the speed of each CMFB is reversely relative to the sum of parasitic capacitors which are in the output of the CMFB circuit and make delay for the feedback signal. In the proposed method, the basic idea is to eradicate the diode-connected transistors in the conventional DDA CMFB which applies the error correction signal to the folded cascode or telescopic op-amps. Since the diode-connected transistor generates an enormous delay in the feedback signal's path. As a result, by removing this transistor, the speed of the CMFB circuit will be increased extremely [1, 6]. It is notable that, the proposed idea is applicable to apply on every fully differential amplifier, however, in this paper it is utilized on a telescopic amplifier. Figure 3 shows the simple telescopic amplifier. It is obvious that the telescopic architecture is a good candidate for a low power, low noise and high gain OTA, of course, the performance of simple telescopic OTA is limited by its input and output voltage



Similarly, the output swing voltages of the proposed CMFB are presented in (1), where  $\Delta V_{1,9}$  and  $I$  are overdrive voltage and output current of the mentioned transistors in the suggested CMFB, correspondingly. The proposed idea is an appropriate option for low voltage applications too because it needs just fewer voltage to start its performance. Furthermore, the another key feature of the mentioned CMFB circuit is widely dynamic range voltage with low error, it means that if  $V_{ref}$  adjusted near to 0.6 to 1.35 volt, the output voltage of the main circuit can be settled at the desired level, owing to that, the voltage of the output nodes remains near to preferred amount as well. Also, all of the transistors operates in the saturation region.

$$\text{Output Swing} = V_{dd} - (R_5 * I) - 2\Delta_{v_{1,9}} \quad (1)$$

### 3. SIMULATION RESULTS

The simulation results of the proposed circuit are presented in this section. As simulation results prove, applying the reference voltage ( $V_{ref}$ ) from 0.60 to 1.35 volts, the proposed common-mode voltage is the ability to keep the output voltage in desired value suitably. Figure 5 and 6 indicate the bode plots of the CMFB loop of the amplifier without and with load capacitor respectively. Which the unity gain bandwidth is 1.5GHz and 886MHz for the CMFB loop, and the phase margin is  $60^\circ$  and  $72.5^\circ$  consistently, also the DC gain is 67dB as well. Also, for this case, the 100 irritation Monte-Carlo simulation is applied by 5%variation of transistors threshold voltage which is depicted in figure 7. Transient response of the output common-mode voltage is shown in figure 8, as it is clear in figure 8, applying the worst case simulation on the proposed CMFB circuit, the output voltage can be settled in the desired level just after 0.88nS. Moreover, Monte Carlo simulation results are applied to the transient response of the output common-mode voltage for 4% variation of transistors threshold voltage and temperature variation on the proposed CMFB which are shown in figure 9 and 10 respectively. Simulation results verify that even with these possible variations the proposed circuit offers estimated performance. The output telescopic amplifier FFT spectrum is depicted in figure 11. To apply a 49.9MHz input sinusoidal frequency at 100MHz sampling frequency with the amplitude of 1mV results in an output THD less than -68dB. It is noteworthy that, utilizing the proposed CMFB the linearity of the amplifier is improved well. Finally, the layout of the suggested CMFB circuit is shown in figure 12. The circuit has been designed in a typical  $0.18 \mu\text{m}$  CMOS process with a power supply of 1.8V and simulated by HSPICE software using level 49 parameters (BSIM3v3).




Figure 4: Output common-mode voltage error:  $0.60 < V_{ref} < 1.35$ .




Figure 5: Loop gain frequency response of the proposed CMFB circuit without considering capacitor load




Figure 6: Loop gain frequency response of the proposed CMFB circuit with considering capacitor load




Figure 7: Loop gain frequency response of the proposed CMFB by applying Monte-Carlo simulation 5%varation of transistors threshold voltage




Figure 8: Transient response of the output common-mode voltage




Figure 9: Transient response of the output common-mode voltage by applying the Monte-Carlo simulation 4%varation of transistors threshold voltage




Figure 10: Transient response of the output common-mode voltage by applying the Monte-Carlo simulation temperature variation from -50°C to +100°C




Figure 11: output FFT spectrum of the amplifier




Figure 12: Layout of the proposed CMFB

## CONCLUSION

A new simple and reliable technique to design a continuous-time common-mode feedback circuit is presented in this paper. The main purposes of the proposed idea are increasing the speed, decreasing the output settling time error and improving the linearity of the common-mode feedback circuit. The settling time and the settling error of the proposed CMFB are just 0.88ns and 115 $\mu$ V respectively. Besides, the proposed CMFB circuit has an extensive dynamic range voltage to set the output in the desired value too. As simulation result indicates the proposed circuit can adjust the output in the reliable value by applying the Vref from 0.6 to 1.35 volts suitably. The power

consumption of the proposed circuit is  $374\mu\text{W}$  with the power supply of 1.8 volts also Table 1 compares this work with the similar previous one. Simulation results are performed using the HSPICE BSIM3 model of a  $0.18\mu\text{m}$  CMOS technology.

Table 1: Comparison Table

	[6]	[10]	[13]	This work
Technology	$0.35\mu\text{m}$	$0.13\mu\text{m}$	$0.18\mu\text{m}$	$0.18\mu\text{m}$
Supply Voltage	3.3V	1.8V	0.9V	1.8V
Power consumption	-	1.8mW	-	$374\mu\text{W}$
Settling error	0.35mV	-	0.9mV	$115\mu\text{V}$
Settling speed	1.1nS	-	30nS	0.88nS
Unity gain bandwidth	-	450MHz	39.7MHz	886MHz
Phase margin	-	$70^\circ$	$68^\circ$	$72.5^\circ$
DC gain	-	85dB	62.3dB	67dB
Capacitor load (CL)	-	1pF	4pF	1pF
THD	-	-40dBc	-	-68dBc
Chip area	-	-	-	$16.2\mu\text{m} \times 22\mu\text{m}$

## REFERENCES

- [1] S. Mahdavi, A. Soltani, M. Poreh, S. Tayyeb ghasemi, T. Moradi khanshan, "An Ultra High speed Low power Low settling time error and wide dynamic range voltage Continuous-time Common-Mode Feedback Circuit in  $0.18\mu\text{m}$  CMOS," Bulletin de la Société Royale des Sciences de Liège, Vol. 85, 2016, pp: 1457 – 1464
- [2] Y.K.Cho , B.H. Park, "Loop Stability Compensation Technique for Continuous-Time Common-Mode Feedback Circuits," 2015 international soC Design conference(ISOCC), 2015, PP: 241 – 242
- [3] C.W.Hsu and P.R. Kinget, "A Supply-Scalable Differential Amplifier With Pulse-Controlled Common-Mode Feedback," proceeding of the IEEE 2014 custom Integrated Circuits Conference, 2014, pp: 1-4.
- [4] L.Zhang, R.Hu, C.Zhu, Y.Wang, Z.Zhang, R.Ye1, and Y.Gao, "A two-stage low-power amplifier with switch-capacitor common-mode feedback circuits," 2014 XXXIth URSI General Assembly an Scientific Symposium(URSI GASS), 2014, pp: 1-4.
- [5] J. Zhang et. al., "A 0.6-V 82-dB 28.6- $\mu\text{W}$  Continuous-Time Audio Delta-Sigma Modulator," IEEE Journal of solid-state Circuits, vol.46, 2011, pp. 2326-2335.
- [6] T. Moradi Khaneshan, S. Naghavi, M. Nematzade, Kh. Hadidi, A.Abrishamifar, A. Khoei. "A Fast and Low Settling Error Continuous -Time Common-Mode Feedback Circuit Based On Differential Difference Amplifier " Journal of Circuits, Systems, and Computers © World Scientific Publishing Company. Vol. 23, No. 05, 2013.
- [7] W.Yan and H.Zimmermann, "Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance," 2008 11<sup>th</sup> IEEE workshop on Design an Diagnostics of Electronic Circuits and Systems, ISCE2008, PP:1-5.
- [8] H. Ma, Y.Ye, M.Yu, J. Lai, "A Novel Common-Mode Sensing Circuit with Large Input Swing for Op-AMP with Common-Mode Feedback," 2007 7 th International Conference on ASIC, 2007, pp: 465-468.
- [9] L.Luh, J.Choma, Jr., and J.Draper, "A Continuous-Time Common-Mode Feedback Circuit (CMFB) for High-Impedance Current-Mode Applications," IEEE Transactions on Circuits and Systems II:Analog and Digital Signal Processing, vol.44, ISSUE 4, 2000, pp. 363-369.

- [10] Y.Liu, C.Zhan, T.S.Yim, and W.H.Ki, "Continuous-Time Common-Mode Feedback Detection Circuits with Enhanced Detection Accuracy," 2012 IEEE International Conference Electron Devices and Solid State Circuit(EDSSC), 2012, pp: 1-4.
- [11] P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, New York, 2009, Section 12.5.
- [12] X. Liu, J. F. McDonald ,L. Senior , "Design of Single-Stage Folded-Cascode Gain Boost Amplifier for 14bit 12.5Ms/S Pipelined Analog-to-Digital Converter", 2012 10 th IEEE Amplifier for 14bit 12.5Ms/S Pipelined Analog-to-Digital Converter", 2012 10<sup>th</sup> IEEE International Conference on Semiconductor Electronics(ICSE), 2012, pp: 622-626.
- [13] M. Ali-bakhshian , k.sadeghi, "a Novel continues time common mode feedback for low voltage switch opamp", 2004 international symposium on Low power electronics and design,2004,pp: 296-300
- [14] X. Liu, J. F. McDonald ,L. Senior , "Design of Single-Stage Folded-Cascode Gain Boost Amplifier for 14bit 12.5Ms/S Pipelined Analog-to-Digital Converter", 2012 10th IEEE International Conference on Semiconductor Electronics(ICSE), 2012, pp: 622-626.
- [15] Juan M. Carrillo; Josh L. Ausin; J. Francisco Duque-Carrillo, "CMOS continuous-time CMFB circuit with improved linearity", 2007 18th European Conference on Circuit Theory and Design,2007,pp: 40 – 43.
- [16] D. Hernandez-Garduno; J. Silva-Martinez; J. Francisco Duque-Carrillo, "Continuous-time common-mode feedback for high-speed switched-capacitor networks", IEEE Journal of Solid-State Circuits, Vol. 40, Issue 8, 2005, pp. 1610 - 1617.
- [17] O. Choksi; L. R. Carley, "Analysis of switched-capacitor common-mode feedback circuit", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 50, Issue 12, 2003, pp. 906 - 917.
- [18] F. A. Amoroso; A. Pugliese; G. Cappuccino; G. Cocorullo, "Efficient switched-capacitor common-mode feedback circuit for high-speed low-power amplifiers", Electronics Letters, Vol. 44, Issue 21, 2008, pp. 1225 - 1226.
- [19] J. Carrillo; G. Torelli; M. Dominguez; R. Perez-Aloe; J. Valverde; J. Francisco Duque-Carrillo, "A Family of Low-Voltage Bulk-Driven CMOS Continuous-Time CMFB Circuits", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 57, Issue 11, 2010, pp. 863 - 867.
- [20] F. Castaño, G. Torelli, R. Pérez-Aloe, J. Carrillo, "Low-voltage rail-to-rail bulk-driven CMFB network with improved gain and bandwidth," 2010 17th IEEE International Conference on Electronics, Circuits and Systems, 2010, PP: 207 – 210

## Authors



**Sina Mahdavi** was born in Ahar, East Azerbaijan, Iran, in 1988. He received his A.Sc. degree in Power Electrical Engineering from Technical and Vocational University of Tabriz, and B.Sc. degree in Control Engineering from Azerbaijan University of Applied Sciences and Technology, Tabriz, Iran, in 2009 and 2011 respectively. Also, he received his M.Sc. degree in Microelectronics Engineering from Urmia Graduate Institute, Urmia, Iran, in 2016 (with honor). His research interests are Analog and Digital Integrated Circuits Design, High Resolution-High Speed Analog to Digital and Digital to Analog Converters, VLSI, OPAMP Design Techniques and fuzzy systems. Moreover, he is student member of the IEEE and the Young Researchers and Elite Club, Tabriz Branch, Islamic Azad University.



**Faeze Noruzpur** was born in Urmia, Iran, in 1985. She received her A.Sc. Degree in Communication Engineering from Islamic Azad University of Bukan, and B.Sc. degree in Electronics Engineering from Elmo fan Graduate Institute, Urmia, Iran, in 2006 and 2011 respectively. Also, she is currently pursuing her M.Sc. degree in Microelectromechanical systems engineering from Urmia Graduate Institute, Urmia, Iran. Her research interests are Image sensor, Image processing, VLSI and fuzzy systems.



**Leyla Alizadeh** was born in Urmia, Iran, in 1989. She received her B.Sc. degree in Communication Engineering from Islamic Azad University, Urmia, Iran, in 2012. Also, she received her M.Sc. degree in Microelectronics Engineering from Urmia Graduate Institute, Urmia, Iran, in 2017. Her research interests are Analog and Digital Integrated Circuits Design, High Resolution-High speed Analog to Digital and Digital to Analog Converters and VLSI.



**Maryam jalilzadeh** was born in Urmia, Iran, in 1988. She received her A.Sc. degree in Information technology (IT) Engineering from Jahad Daneshgahi University of Applied Sciences and Technology, Urmia, and B.Sc. degree in Electronic Engineering from Elmo fan Gradate Institute, Urmia, Iran, in 2010 and 2013 respectively. Also, she is currently pursuing her M.Sc. degree in Biomedical Engineering from Urmia Graduate Institute, Urmia, Iran. Her research interests are Signal processing, Image processing and VLSI.



**Farahnaz Judy** was born in Tabriz, Iran, in 1986. She received her A.Sc. degree in Electronics Engineering from Seraj Higher Educational Institue, Tabriz, Iran, and B.Sc. degree in Electronics Engineering from University of Applied Sciences and Technology Mashinsazi, Tabriz, Iran, in 2008 and 2010 respectively. Also, she received her M.Sc. degree in Microelectronics Engineering from Urmia Graduate Institute, Urmia, Iran, in 2016. Her research interests are Digital and Analog Integrated Circuits Design, High resolution-High speed Analog to Digital and Digital to Analog Converters and Fuzzy Systems.